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GLOSSARY OF SYMBOLS AND ABBREVIATIONS
 
The following symbols and abbreviations are used throughout 
this report. They are defined here for convenience and clarity. 
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RPN(r) Correlation Function of PN Code
 
* 	 ('r) Cross-Correlation Function of PN Code and RF/IF 
Filter Output 
N0 	 Single-Sided Noise Spectral Density 
C Average Carrier Power
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00L Squaring Loss
 
D Filter Distortion
 
T s Lock Detector Filter Integrate Time
 
4Loop Phase Error
 
A Duration of a Code Chip
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OBJECTIVES. 
LINCOM's overall objective under this contract was to develop 
a hardware simulation which emulates an automatically acquiring 
transmit receive spread spectrum communication and tracking 
system that appears to be candidate for use in future NASA programs 
involving digital communications. 
Since the frequencies, bit rates, modulation formats, and 
overall system concepts and operations on evolving NASA programs 
may be new to space hardware, and since the link margins are low, 
a number of potential pitfalls and mutual interacting problem areas 
will be sure-to occur. . Low margins in any telecommunication 
system are always dangerous owing to theimpact they may have on 
redesign of payloads, platform antenna configuration, etc. In 
order to minimize- expensive rede.sign and avoid changes in system 
test and verification procedures withactual equipment, jt is highly 
desirable that these be r-esolved and uncovered prior tp.final 
hardware fabrication. 
It is felt that the hardware simulation developed under this
 
contract will identify and validate these intolerable losses -in link
 
margins, where they.occur, and-how they can be avoided. -The
 
simulaton will allow for concept and/or parameter variations -to
 
optimize overall system performance and resolve such things as
 
the acquisition and tracking problems encountered on Skylab 
prior to the actual construction of hardware. In addition, the 
simulation will be useful in validating actual hardware performance 
and demonstrate results when analysis cannot be made or verified. 
The simulation was developed under the 'constraints of assum­
ing a fixed network operation, the system must be real world 
- irplementable, it must be cost effective, the program execution 
time must not be excessive, the modulation techiique is PN/ 
Bi-4/BPSK, and optimum performaice is desirable. 
SCOPE 
,Due to funding limitations,- the overall goals and objectives
 
described- above are to be attained through a multiphase effort.
 
This three volume report presents the results obtained during
 
the first phase. The second phase of the program is designed to
 
efficiently-blend and extend, the results. obtained in this first phase
 
effort in the most timely and cost, effective manner.
 
SUMMARY 
Performance 
Symbol error rate performance will be degraded from theoretical 
by .94 dB at the system design point C/N 0 of 51.3 dB-Hz. A 4 pole
 
Chebyshev filter accounts for . 33 dB of this loss with another . 3 dB
 
attributed to both loops and the remaining .31 dB associated with
 
the 2 nd IF filter. Loss due to an IF filter is included because it
 
is felt that one will be required from an actual hardware imple­
mentation point of vie'v.
 
The composite receiver acquisition performance study is not
 
completed at this time. Information at hand indicates that the
 
system wifl have no'trouble acquiring sync at our design point
 
C/N 0 of 51.3 dB-Hz with average acquisition times being slightly
 
better than that predicted analytically. At lower C/N 0 values the
 
time-shared delay locked loop limits performance, but even so,
 
acquisition times under worst case doppler conditions will be
 
better than expected.
 
Quoted performance is based on algorithms selected for
 
implementation that have assumed an absence of hardware
 
imperfections. Caution is advised since performance, particularly
 
during acquisition, is extremely sensitive to degradations. When
 
the extent and types of hardware imperfections are known, it is
 
suggested that they be included in the simulation and that the
 
algorithms be accordingly reoptimized. 
Recommendations for Further Study 
The software breadboard was carefully constructed with 
simulated and theoretical results being cross checked at both 
the subsystem and system level. Results at the subsystem level, 
and in most cases those on a system level, are in excellent 
agreement. There were three areas, however, where the 
analytical and simulated data differed. Over a range of C/N 0 
values measured Costas loop phase jitter was slightly better 
than predicted. This -is not surprising since loop jitter performance 
at low signal-to-noise ratios requires the use of the nonlinear loop 
model for predicting performance. Since no exact theory is known 
for predicting jitter in second-order loops, mathematical approxi­
mations were required in order to predict results. Code loop 
phase jitter was worse than predicted by the theory at low toggling 
rates; however, at higher toggling rates, i.e., low BT products. 
Theory and simulation results were in good agreement. Again, 
.-- z~inamI 
the theory developed is approximate at high BT products and it 
is expected not t6 gibe accurate predtctions of the true jitter. In 
addition, the analytical evaluation of carrier acquisition times 
were not in as close agreement as one would desire; this no doubt 
is due to the fact that one cannot manipulate with xactness the 
nonlinear transients generated by the loop in noise. 
Mathematical formulations required to evaluate performance 
in these three areas were of necessity made at a system level. 
The nonlinear, statistical nature of the closed form expressions, 
accounting for a multiplicity of mixers, filters, samplers, and 
etc., made exact calculations of the real world system difficult. 
Modeling and other approximations necessary to obtain expressions 
capable of being solved analytically resulted in reduced accuracy. 
It is felt that additional analysis to improve accuracy is bbth 
feasible and viarranted. The simulation would serve as a useful 
adjunct in supporting this type of state-of-the-art effort. 
Infornation currently available indicates that code acquisition 
times, limited by time-shared delay-locked loop performance, 
will establish the range of C/IN0 values 'required for acceptable 
system operation. Additional studies to improve code loop 
performance, particularly in the area of bandwidth reduction 
techniques, could prove fruitful. Improved operation through 
a reoptimization of the PN acquisition algorithms to account 
for the code loop/PN correlation process interactions may 
also be possible and should be studied in more detail. 
The issue of selecting an optimum RF filter design has not 
been resolved. A truly optimum design was beyond the scope 
of this report as it is a study unto itself involving detailed 
evaluation and trade-offs between RF front end rejection 
requirements and PN acquisition/tracking behavior. This 
needed information is not available in the current open literature. 
It is recommended that the degradations and distortions 
introduced in the TDRS be investigated. These include AM to 
PM conversion effects, potential effects due to intersymbol 
interference generated in the code chips and the effects of 
nonlinearities in the TWT. 
A final area where further study is recommended will be 
touched on but briefly. It is, however, one which has the 
greatest potential when it comes to using the software breadboard 
in support of a hardware test facility and in the design and speci­
fication of future systems. This broad area involves studying 
the effects that various hardware degradations, algorithms, and 
coin OM
 
nonlinearities such as bandpass limiters have on performance. 
These documents were written, it is hoped, in a manner which 
demonstrates to our readers that simulation techniques can be 
successfully used in supporting such studies. 
Issues of Concern
 
Five technical problems have not been resolved in Phase I. 
They are: 
1. 	 Effects of carrier sweep on PN tracking performance; 
particularly its impact on establishing the noise estimate. 
2. 	 Degradations associated with a realistic-bit synchronizer 
implementation capable of tracking the signal in deep noise. 
3. 	 Transient behavior of the system under signal fades and 
antenna switching conditions. 
4. 	 Correlation associated with realizable loops reducing 
the coding gain of the maximum likelihood type Viterbi 
decoder. 
5. 	 Reoptiaization of algorithms to account for hardware 
degradations. 
The first three is'sues will be resolved by LINCOM during 
the Phase II effort. Item No. 4 is a LINCOM design goal but 
could easily be studied by JSC personnel using their existing 
coder/decoder programs as only a minimal understanding of 
the delivered software is required. It is expected that Item No. 5 
will be resolved by NASA personnel with LINCOM support. 
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1.0 Background 
The telecommunication services required to support the Skylab 
program generically involved communications and tracking between 
a multiplicity of ground stations and a Spacecraft. The Skylab 
communication design utilized a manual acquisition procedure. 
Frequent hand-overs between ground stations and the moving 
platform and the resultant loss of lock and manual reacquisition 
required, proved to be an extremely serious problem. 
A manual acquisition procedure will be an even greater 
problem for future NASA programs which are sure to involve a 
larger network of ground stations, repeater satellites and orbiting 
platforms. The problen will be further compounded by the fact 
that new modulation and coding techniques as well as new areas in 
the radio frequencyspectrum will be exploited in the future. 
Manchester encoding of NR:Z baseband signals and QPSK 
modulation in'the Ku frequency band are sure to-be of interest 
in the future. In some cases involving satellite links, the trans­
mitter will be required to use an additional layer of modulation 
called spread spectrum modulation in order to meet CCIR flux 
density requirements. Two-way channels, in which the carrier 
is suppressed,, wll need to be established and these are new 
with respect to operation of Earth/Platform/Earth type links. 
To meet the increasing data transfer rate requirements expected 
on future programs with minimum cost and. system stress, and 
to provide adequate system margin, some form of error control 
is required and therefore the links will be coded. 
Coded liiks operate with very low signal-to-noise ratios and 
will make a Skylab type manual acquisition procedure nearly, if 
not completely, impossible. Thus, it is apparent that evolving 
NASA programs, having significantly increased communication 
-5Jn­
sophistication relative to the Skylab requirements, will need to 
be provided with an automatically acquiring receive system that 
will make operator intervention unnecessary in the event of loss 
of lock. 
1.1 Hardware Simulation Purpose 
The purpose of the hardware simulation is several fold. It 
allows for: (1) the evaluation of overall system performance due 
to dynamical subsystem interactions not analytically tractable, 
(2) the evaluation of overall system performance during antenna 
switching and other types of signal dropouts, (3) the optimization 
of overall system performance through the use of an initial concept 
stage followed by a development and system integration'stage (which 
can 	lead to the suggestion of alternatives). In addition, a hardware 
simulation can be used to identify hardware implementation problems 
early so as to cost effectively circumvent these in a final design; it 
can also provide a mechanism to support hardware testing. 
1.2 Hardware Simulation Potential 
This report is written with the hope of demonstrating to the 
reader the potential of a hardware simulation developed by experi­
enced communication engineers. Over the duration of the Phase I 
effort the program has been used: 
(1) 	 To characterize and verify overall system performance 
degradations in a dynamical physical model; 
(2) 	 To study and evaluate mutual interactions and degradations 
among subsystem interfaces; 
(3) 	 To evaluate analytically nontractable design and system 
problems, e. g., sync acquisition and detection algorithms, 
degradations; 
(4) 	 To verify and guide hardware design so as to avoid'
 
expensive redesign;
 
-6-£nm 
(5) 	 To emulate and evaluate varying channel conditions and 
effects; 
(6) 	 To serve as an aid in advanced svstem planning and/or 
evaluation; 
(7) 	 To support the evaluation,, modification, and testing of 
actual space hardware. 
2. 	0 Functional Diagram of the System 
Fig. 2-1 serves to illustrate a high level functional diagram 
of the system to be simulated. It consists of several major sub­
systems. These include, see Fig. 2-1, the modulator, the channel, 
the RF front end, the PN sync subsystem, the carrier sync sub­
system, the symbol sync subsystem, the AGC subsystem, the 
Viterbi decoder and other network signal processing. During this, 
the first phase of the program, software has been developed which 
serves to emulate the modulator, the channel, the AGC's, the 
RF/IF front end, the PN Sync Subsystem, (PNSS), and the 
Carrier Sync Subsystem (CSS). These programs have been 
developed for the most commonly used modulation technique in 
digital communications, -viz., binary phase shift keying (BPSK) 
which has been spread by a PN sequence. LINCOM has performed 
a combination of analytical and computer simulation experiments 
to obtain what it considers to be the optimum realizable algorithms 
for each of the following: 
(1) 	 PN Code Acquisition and Tradking Subsystem. 
(2) Carrier Acquisition and Tracking Subsystem., 
In addition, LINCOM has: (1) performed the appropriate analysis 
to support and verify the result simulation programs, (2) evaluated 
the 	resulting acquisition performance for each of the subsystems, 
(3) integrated the'PN Sync, and Carrier Sync Subsystem package 
into a composite computer simulation suitable for evaluating 
and verifying end-to-end symbol error rate performance. 
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- Figure 2.1. FUNCTIONAL BLOCK DIAGRAM OF.: 
SPREAD SPECTRUM MODULATOR/CHANNEL/RECEIVER FOR ORBITER 
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3. 	 0 Block Diagram Description of the Spread Spectrum BPSK
 
Receiver Simulated
 
The receiver configuration of Figure 3-1 was selected for 
simulation based-on the series of system architecture and trade­
off studies that will be discussed in Sections 4, 5 and 6 of this
 
volume. Major subsystems include the: (1) Channel and 
Modulator (not shown), (2) RF and AGC Front End, (3) PN Sync 
Sybsystem (PNSS), (4) Carrier Sync Subsystem (CSS), (5) Carrier 
Lock Detection Subsystem, (6) Carrier Sync Acquisition Circuit, 
(7) Symbol Synchronization Subsystem, and (8) the Viterbi Decoder. 
The design philosophy used in partitioning the system is summarized 
below: 
ORapid Acquisition Carrier Sync System 
eDespreading Process Independent of Carrier Acquisition 
and 	Tracking and Modulation 
*Data Detection Independent of Despreading Process 
The R input, viz., a Manchester Encoded/BPSK/Spread
 
Carrier with nominal frequency of 2 GHz, is first processed via
 
an RF filter. The bandwidth of this filter must be sufficiently
 
wide to pass the PN chips and the roll off must be sufficient
 
to meet the desired rejection requirements. The details of the
 
design and performance can be found in the RF filter design
 
section contained in Section 7 of this volume and in Volume II.
 
The signal level into the first IF mixer is held constant by 
the noncoherent AGC 1 . The first LO is selected to run at 1. 6 GHz; 
therefore, the first IF frequency, at zero Doppler, is 400 MHz. 
The 	output of the first IF mixer is further filtered by the first 
IF filter whose bandwidth is sufficiently wide to pass the PN
 
chips. The cascaded frequency response of the RF filter and
 
the first IF filter are collectively designed to meet the desired
 
front end rejection requirements.
 
The first IF frequency is translated to the second IF frequency 
--
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of 80 MHz via a LO running at 320 MHz. The second IF output 
serves as the input to the PN synchronization system. The PN 
synchronization system (PNSS) of Fig. 3-1 incorporates a non­
coherent PN acquisition and tracking design. The details 
associated with the particular algorithms selected will be pre­
sented in the PN Sync Subsystem Design and Analysis section of 
this Volume and Volume II. 
The PNSS is configured to give rapid acquisition of the 
chosen PN code in deep noise and in the presence of worst-case 
Doppler frequency shifts. The PNSS also provides highly reliable 
code loop tracking performance under a chosen minimum input 
signal-to-noise level without severely degrading the symbol 
synchronizer, carrier tracking loop and data detection processes. 
As shown in Fig. 3-1, the output of the second IF mixer is 
processed via two paths. One path is selected for signal demodu­
lation and carrier recovery while the other for PN code acquisition 
and tracking. Based upon hardware considerations a '-dither 
early/late gate code tracking loop has been implemented. This 
loop generates a code error signal proportional to the phase 
difference between the locally generated PN code and the 
received signal code. The code error signal generated at IF 
is filtered in the bandpass filter/envelope detector arrangement 
shown. A loop filter integrates the code phase error signal and 
drives a VCO to null the error signal. This assures precise code 
alignment at the on-time correlator or PN despreading mixer. 
The PN despreading mixer output-contains the data signal without 
the code and is then processed as a normal BPSK suppressed carrier 
signal by means of a Costas loop. 
The PNSS must acquire and track the PN code at a relatively 
low carrier-to-noise ratio, C/N 0, and a large carrier frequency 
uncertainty determined by the channel doppler and oscillator 
long term instabilities. The PNSS noncoherent code acquisition 
circuitry was designed to provide optimum performance at a sub­
system design point signal-to-noise condition of 48.3 dB-Hz. A 
code phase synchronization search is performed over the entire 
doppler-expanded code length by stepping the local PN code 
generator at half-chip intervals, integrating the envelope detector's 
output for a dwell time of Td seconds, and then making a sync 
decision based upon a threshold comparison of is integrated output. 
The threshold is established by means of a noise estimate produced 
via an algorithm discussed in detail in Volume II. If the decision 
is not in favor of the particular code phase being searched, the. 
code-tracking loop filter is quenched and the search proceeds to 
the next code phase position. The PN code acquisition stage of 
synchronization ends with the two codes (transmitted and local) 
most probably aligned to within an average of one-quarter of a 
chip. The second-order early-late gate r-dither code tracking 
loop will then pull the system into final alignment. 
As already noted, the code error signal is recovered at 
the output of the bandpass filter/envelope detector. The error 
signal polarity is toggled in synchronism with the early/late 
switching of the local PN code thereby creating a voltage 
proportional to the phase difference between the locally generated 
and received PN waveforms. This voltage is filtered by the loop 
filter and used to drive the VCO so as to null the error signal. 
Once the code loop locks, the loop filter positions the code loop 
VCO frequency so that the phase error between the local and 
received codes approach zero. The code loop bandwidth, BL$ 
is optimized to be 200 Hz for acquisition at C/N 0 48.3 dB-Hz 
and at C/N = 51.3 dB-Hz the bandwidth opens to 350 Hz. This0 
bandwidth is reduced to 12.5 Hz (C/N = 48.3 dB-Hz) for tracking0 
in order to minimize data and carrier loop performance degradations. 
The arriving PN/BPSK signal is despread prior to filtering 
by the second IF filter. This gives rise to an ordinary BPSK 
-12- pn /-n? 
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signal when the T-dither loop is locked. The output from the 
second IF filter goes to the input of the carrier recovery circuit. 
The bandwidth of the second IF filter is chosen to be wide with 
respect to the data rate. This voids creating intersymbol 
interference in the data stream; however, it may be found in 
practice that in order to avoid saturation of the carrier recovery 
circuit phase detectors due to low signal-to-noise ratios, the 
second IF may be required to be somewhat narrow. 
A Costas (I/Q) loop configuration is chosen for carrier 
acquisition, tracking and data demodulation. This configuration 
was -chosen because itwas determined to be optimum when all 
considerations, including the ability to square perfectly over 
temperature and signal level, are traded against lock detection 
and synchronization monitoring. More concerning this topic will 
be discussed later. 
Noncoherent AGC is derived from the sum "I" plus "Q" channels 
appearing in the arms of the Costas Loop. In addition, lock detection 
for the carrier circuit'is accomplished by using the difference 
between the "I" and 'IQ"channels of the Costas arms. The non­
coherent AGC 2 controls the receiver gain (prior to phase detection) 
with the signal plus noise level appearing in the outputs of the 
Costas loop arm. This feature is used to control the loop 
bandwidth and damping factor during acquisition and tracking. The 
bandwidth of the arm filters are chosen to minimize the so-called 
squaring loss and their roll-off chararacteristics selected to avoid 
the false lock problem. 
The loop filter receives the signals from the phase detector 
(third multiplier) and supplies an error signal to the VCO which 
controls the local frequency. The loop filter sets the tracking 
loop bandwidth and damping factor. An AGC voltage, proportional 
to the incoming signal plus noise power, is low pass filtered and 
amplified to drive variable gain elements in the first and second IF 
-13- o~~ 
amplifiers. (These amplifiers are included here in the first and 
second IF filters for simplicity. ) Additional integrate and dump 
circuits and threshold detector circuits control the sweep and the 
lock indicator needed for loop supervisory control. It is to be 
noted that the carrier sweep is not activated until PNSS is 
synchronized. 
The carrier sync detector circuit monitors the integrate and 
dump voltage formed at discrete points in time by differencing the 
squares of the In-Phase and Quadrature arm outputs. The output 
of the integrate and dump circuit is compared to a fixed threshold 
level. If the I and D output exceeds the fixed threshold level a 
preliminary indication of lock is given and the search sweep is 
disabled. When lock is verified- the loop bandwidth could be 
reduced, if necessary, to further reduce loop jitter. In such a 
case the loop bandwidth would be optimized for both acquisition 
and tracking. 
Data extraction can be derived in two different ways. The 
most convenient way is to extract. the data from the output of the 
Q channel and apply the .symbol stream to the symbol sync system 
as shown in Fig. 3-1. The symbol synchronizer. extracts the 
Manchester clock, resolves the two-fold ambiguity and applies 
the symbol (soft decision) voltages to theViterbi decoder for 
further processing. The 180 degree phase ambiguity in the 
Costas loop is of no consequence since the K = 7 rate 1/3 
convolutional code is not sensitive to code polarity. 
An alternate approach to data extraction is to use a wideband 
phase detector and reflect the data to baseband by using, the de­
spread signal which appears at the input to the second IF filter. 
In practice this could be the preferable approach owing to the 
fact that the bandwidth of the second IF filter must be small 
enough to give a sufficient signal-to-noise ratio into the in-phase 
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and quadrature detectors of the Costas loop. When the signal-to­
noise ratio into these phase detectors is too small, the problems 
associated with imperfect multiplication arise, viz., dc offsets 
in the loop and limiting of the noise. However, the differential 
phase shift accumulated between the second IF filter input and the 
input to the wideband phase detector created by the loop must be 
carefully controlled if this approach is used. The hardware 
simulation extracts the data from the Q-channel of the Costas 
loop, via a symbol synchronizer, see Fig. 3-1. The simulation 
does not include the Viterbi decoder. 
3. 1 Subsystem Interactions and System Degradations 
Overall receiver performance is affected by various system 
interactions. These include the AGCs, PNSS, CSS, SSS and the 
Viterbi decoder. In what follows we point out these subsystem 
interactions by disecting either the equations of operation of the 
individual subsystems, or the signal model which serves at the 
input to the subsystem. These effects are summarized via equations 
which are developed in section four of this volume. They include 
the transponder equation of operation, the symbol sync and Viterbi 
decoder input, the lock or sync detection and carrier tracking loop 
monitor, the noncoherent AGC drives for the carrier tracking loop, 
and the effects of RF filtering. 
3. 	1.1 Degradations in the Costas Loop SNR Due to the AGO and 
Despreading Subsystem Interaction 
The equation of operation of the transponder simulated is 
given by 
Z= 2d - KK gA2G(p)F(p)R 2 (T) sin 2C+- -40 K e 
: A 2 V 
where CPis the loop phase error, d(t) is the channel Doppler profile, 
K 
V 
is the VCO effect, e represents the transponder sweep voltage, 
N e is the equivalent loop noise, K mis associated with the gain of 
,,n..OM
 
the in-phase and quadrature detectors, g is due to the noncoherent 
AGC variations, A 2 is the received signal power, G(p) represents 
the transfer function of the Costas arm filters, F(p) is the transfer 
function of the Costas loop filter, R xy(T) represents the PN-cross 
correlation between the filtered incoming code and the locally 
generated code. Here T denotes the PN synchronization error. 
Several points are worth pointing out: (1) notice the 2(0 and 2d 
effect which says that the Costas loop doubles the channel frequency 
uncertainty; (2) notice that the transponder loop signal-to-noise 
ratio is degraded by the RF/IF filter through R 2 (T) (the despread­xy )(h r d
 
ing process); (3) the transponder loop signal-to-noise rati6 is 
degraded by the jitter in the r-dither loop; (4) the AGC degrades 
loop performance as well as other hardware imperfections not 
accounted for in the above equation. In the derivation of the above 
equation, the gain/phase imbalance in the Costas arm filters are 
neglected; however, in a well designed transponder these should 
'be small. 
3. 	1.2 Degradations in the Symbol Synchronizer/Viterbi Decoder
 
Due to the PN Despreader/Demodulation/AGC Subsystem
 
Interactions
 
The input to the symbol synchronizer and Viterbi decoder is 
given by 
s(t) = 	 (g R (T) cos CP(t)) A d(t) + g N(t) 
t f - k ' f 
AGO I PN Jitter CSS Data t Noise 
AGOPN-Cross -Correlation 
Notice 	here that the AGO degrades the soft decisions fed to the 
Viterbi decoder, the cross-correlation due to the despreading 
process degrades the soft decisions, the transponder phase jitter 
degrades the soft decisions as-well as the additive channel noise. 
Al hardware degradations are neither indicated nor included. 
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3. 1. 3 Degradations in the Lock Detection and Carrier Tracking 
Monitor Due to the AGC, PN Despreader and Carrier Sync 
Subsystem Interactions 
The lock or sync detection and Costas monitor subsystem sees 
as its input the signal 
Z(t) = (g Rx ('r) cos ZCP)A + NM(t) 
sq 
t 
PNSS 
CA tSNoise Squared 
2With no degradations the output would be A cos 2ep when the 
transponder is unlocked and A when it is locked. Notice that the 
AGC degrades the sync detection and monitor process, the de­
spreading in the receiver produces the cross-correlation Rxy () 
which degrades performance and the squared noise further degrades 
performance. 
3.1.4 Degradation in the Costas Noncoherent AGC Process Due 
to the PN Despreader and AGC Interactions 
The noncoherent AGC drive is easily shown to be given by 
2  2 
Z 0 (t) = (g2 R2 (T)A ) + N sq(t) 
2With no degradations the output would be the signal power A 
notice that the AGC drive is degraded by the AGC fluctuations, 
the despreading process and the noise Ns'. -
In all cases the Costas arm filter gain/ phase imbalafice has 
been omitted; however, in a well designed system these effects 
can be made small such that our assumptions leading to the 
above equations remain valid. 
3.1.5 RF/IF Filter Degradations 
Proper choice of the RF filters gain/phase characteristic is 
important because any deleterious effects which is produces 
propagate throughout the process of despreading, demodulation, 
data detection, lock detection and Costas AGC. In particular, 
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through the cross-correlation function RXY () of the locally gener­
ated code and the filtered incoming code, the PN code tracking 
phase detector's slope and peak-to-peak values are degraded, 
the phase detectors in the I and Q channels are degraded, the 
phase detector in the symbol synchronizer, the lock detection 
system in the PNSS, CSS and the SSS, and the bit error probability 
are all degraded. Fig. 3. 1. 5-1 serves to illustrate the effects on 
the PN chips for the case where the RF filter bandwidth times the 
code chip product is two. The Butterworth, Chebycheff and 
Bessel filters are all two-pole at the baseband which implies 
four pole at bandpass. Notice the effects of intersymbol interfer­
ence in the chips. Further illustrations of the effects of the RP' 
filter on the T-dither loop, S-curve and the cross-correlation 
function R (T) are given in Section 7 and Volume I for bothxy 
Butterworth and Chebycheff filters. 
3. 1. 6 Design Parameters 
The system parameters and conditions of Table 3. 1. 6-1 are 
typical of the forward link associated with the TDRS to Shuttle 
Orbiter. The main feature associated with this link is the low 
signal-to-noise ratio which implies low system performance 
margins. These parameters were used, where appropriate, 
in developing the simulation. 
4. 0 Design of the Coherent Transponder and Theoretical. 
Performance for the Carrier Sync System 
The functional diagram of the transponder is shown in Fig. 4-1. 
The main interest in this section is to discuss the various approaches 
which allow one to reconstruct a carrier from a suppressed carrier 
signal. A number of methods have been proposed for generating a 
carrier reference from the received waveform. These are sum­
marized in Table 4-1. Of these, the three most popular are the 
squaring loop method (Refs. 1-5), the Costas loop method 
-18'
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TABLE 3.1.6-1. TDRS/ORBITER F'ORWARD LINK CARRIER/ 
NOISE CONDITIONS. 
Specification 	 Value 
1. 	 NRZ/Convolutionally Coded/Manchester 
2. 	 Total Received Power/Noise Spectral Density 
(Nominal) 54.7 
3. 	 Encoded Data Rate, 10 log (216 Ksps) dB 53. 3 
4. 	 Sign4 /Noise in Symbol Rate Bandwidth, dB 
(Nominal) 1.4 
5. 	 Signal/Noise in Symbol Rate Bandwidth, dB 
(Worst Case) -5 
6. 	 PN Chip Rate (MHz) 11.232 
7. 	 PN Code Length (Chips) 2047 
8. 	 PN Code Period (msec) 0.18Z 
9. 	 Maximum Code Doppler Error (Chips/sec) -300 
10. 	 Channel Doppler (kHz) ±55 
11. 	 Maximum Rate of Change. of Doppler (Hz/sec) 4-0.4 
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(Refs. 1,2, 4-6), which is theoretically equivalent to the squaring 
loop, and the decision-directed feedback loop (Refs, 1,2, 7-9) 
which first estimates the modulation, and then uses this estimate 
to eliminate the modulation from the carrier, leaving as nearly as 
possible, an unmodulated sinusoid which can be tracked with a phase­
locked loop. Each of these methods has advantages and disadvantages 
(practical or otherwise) but what ultimately determines which method 
is used in a particular application is a tradeoff between the require­
ments on performance capability, the lock detection system and 
cost of implementation. 
A comparison of these various techniques is given in Table 4-2. 
From this comparison the Costas loop and squaring loop form the 
basis upon which the carrier sync system is to be selected. This is 
due to the fact that the interface between the bit synchronizer and 
carrier loop must remain uncoupled. The Costas vs Squaring loop 
must be determined from the hardware implementation viewpoint. 
Table 4-3 summarizes the key considerations,; major factors which 
enter into the final choice include the gain-phase imbalance in the 
.Costas arm filters which effect sync acquisition at low signal-to­
noise ratios versus the ability to square perfectly over temperature 
and a large variation in signal level. For the hardware simulation, 
the Costas loop has been selected because of its superior perform­
ance (0.5 to 1.0 dB) obtained over a real world squaring circuit 
at low signal-to-noise ratios. 
4. 1 Costas Loop Design 
As is well-known from previously published documents 
(Refs. 10-12) suppressed carrier modulation is "employed on both 
the TDRSS-to-Orbiter (Forward) and Orbitertto-TDRSS (Return) 
S-band links. In the .case of the forward link, the convolutionally 
encoded, time-division multiplexed, (TDM) data sequence is 
converted from NRZ-L to Bi-phase-L format, modulo-2 added 
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TABLE 4-3. COSTAS VS SQUARING LOOP. 
.MUST BE DETERMINED FROM HARDWARE IMPLEMENTATION 
VIEWPOINT AS THEY HAVE SAME COMMUNICATION 
PERrORMANCW. 
N 
l 
'SELECTION MUST CONSIDER 
*AGC 
*SYNC DETECTION 
*HARDWARE COMPLEXITY 
'HARDWARE DEGRADATIONS 
iCom 
to a PN NRZ-L code sequence, and the resulting spread-spectrum 
sequence used to biphase modulate the transmitted carrier. After 
transmission through the TDRSS, the Orbiter receiver first 
despreads the signal by acquiring and tracking the PN code. 
Following this procedure, the baseband data symbol sequence is 
restored by demodulating the suppressed carrier signal with a 
Costas loop. In the return link, similar carrier modulation and 
demodulation processes take place with the exception that the 
signal is neither PN spread nor despread. 
It is clear from the above that in order to assess the degrading 
effects of the carrier regeneration process on the overall system 
performance (including the average error probability performance 
of the data decoder), a thorough understanding of the acquisition 
and tracking performance of Costas loops and their optimum 
design in the Shuttle relay link environment is required. 
The tracking performance of a Costas loop in response to a 
biphase modulated suppressed carrier input is well-documented 
in the literature (Refs. 1, 2, 4-6). All of these analysis have 
assumed that the in-phase and quadrature arm filters have 
sufficiently wide bandwidths to as to pass the data modulation 
undistorted. In practice, the bandwidths of these filters are 
more commonly chosen on the order oftthe data rate and thus the 
above assumption is strictly speaking invalid. In Refs. 13 and 14, 
the effect of arm filter distortion has been studied in detail, 
graphically demonstrated, and compared with the results given 
in the literature which have neglected this important effect. In 
fact, careful control of the distortion term in any design gives 
rise to the highest noise immunity achievable with passive arm 
filters. Even these analyses, however, have not included the 
degrading effect of a spread spectrum modulation on the signal 
being tracked. 
It is the purpose of this section to augment the previous work 
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on Costas loops by including the effect of a PN spread spectrum 
modulation on tracking performance. The approach will parallel 
the developmeit taken in Ref. 1,3 and thus much of the detail given 
there will be omiAtted in the presentation here. Finally, the results 
obtained will be adapted to cover the case where the Manchester 
coded data is also convolutionally encoded. The Costas loop 
characteristics and performance measures of interest in the 
design are summarized in Table 4-4. 
4. 1. 1 Costas Loop Model 
Consider the transponder illustrated in Fig. 4. 1. 1-1 where the 
Costas loop portion is enclosed within the dashed outline. Since 
our main interest here is in the performance of the Costas loop 
itself, it is sufficient for us to model the signal at its input and 
concentrate on how the loop processes this signal. Referring to 
Fig. 4. 1. 1-1, if the received signal x!(t) at point I is modeled as 
xI(t) = Vz-ssPN(t)m(t) sin §(t) + hi(t ) (1) 
then, using straightforward trigonometric manipulations, one finds 
that the signal at the input to the Costas loop (point 4 ) is given by 
x4(t) = KespN(t+Te )[1ZSPN (t)m(t) sin[§(t) -+ 
-(t)
+n(t)] 
(Z) 
In Eq. (l),. 1(t) a W0t + 0(t) with w0 the radian carrier frequency 
and 6(t) 6 0t +60 the input phase to be estimated, m(t) is the 
data modulation (a ±h1 digital waveform), sPN(t) is the received 
PN modulation, and ni (t) is the additive channel noise which can 
be expressed in the form of a narrowband process about the 
actual frequency of the input observed data, i.e., 
n.(t) = V[N(t) cos §(t) - N (t) sin §(t)) (3) 
where N c(t) and N s(t) are approximately statistically independent, 
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TABLE 4-4. 	 CARRIER TRACKING LOOP CHARACTERISTICS AND 
PERFORMANCE MEASURES 
oARM FILTER CHARACTERISTICS 
*DISTORTION AND INTERSYMBOL INTERFERENCE 
*OPTIMUM ARM FILTER BANDWIDTHS 
*SQUARING LOSS 
ePHASE JITTER 
eLOOP BANDWIDTH AND DAMPING 
oSLIP RATE
 
9SLIP PROBABILITIES
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I 
stationary, white Gaussian noise processes with single-sided noise 
spectral density N O w/Hz (see Ref. 2) and two-sided bandwidth 
B. <w0 IZnr. In Eq. (2), spN(t+Tr)e is the PN reference signal 
derived from the PN tracking loop, Ke = K K 3K4/Z is an 
equivalent loop gain, and 
n4 (t) =,ITfN,(t) cos[l(t)- M+1 §(t)! - Ns(t) sin[(t) -M+l $(t) (4)
--iT 
Also assumed in Eq. (2) is that the bandpass filter which precedes 
the Costas loop is sufficiently wide as to'pass the data modulation 
m(t) undistorted. Denoting the in-phase and quadrature detector 
(multiplier) gains by KX, then, the output ec() of the quadrature 
phase detector is (ignoring second harmonic terms) 
s (t) = KmX4 (t) TK1 MN K KjK j4'jRpUt)tn(t) -N;(t)l sin P0(t) 
+ K2 K1 K mN'(t)cos et) (5) 
while the in-phase arm phase detector output is 
C~t) = KrnX4 (t)ANK1 sin §W H KlKfA PN(r)(t)-N(t)]COS P(t) 
- K K N'(t) sin(t) (6) 
Qr )where ep(t) 4 (t) (M+ l)N+l(t) is the loop phase error, R ( 
=_ "MN S7 e 
sPN (t)sPN(t+T) is the cross-correlation function between the 
iOcay generated code and the RF/IF filtered PN code, and Nt) 
and NW t (t) are equivalent noise processes defined by 
s 
N'(t) = a (t+r )N (W) 
c PN eCc7) 
N'(t) = sp(t+' )N (M) 
a PN e s 
In writing Eqs. (5) and (6), we have again assumed that the data 
modulation is passed undistorted by the bandpass filter following 
point 4. Multiplying the two low-pass filter outputs (assumin 
-30- Ln6jt 
multiplier has unit gain) gives the dynamic error signal 
KI(z
z0(t) = zc(t)zs(t) 2I m[f-pNe )m(t)-Ns(t)j - (t)1 sin Zcp(t) 
+KeKiKN"(t)[/SRpN(r )m)(t)-N(t) cos ZcP(t) (8)
e 1 m c P 
The instantaneous frequency of the VCO output is related to z 0 (t) by 
d =-(t)Kv[F(P)z 0 (t)] + w0 (9) 
dt 
and hence the stochastic integro-differential equation of operation 
of the Costas loop becomes 
(t) sin 2cp+ v.[t, 2cp(t)11 (10)2  ) - KF(p)tSRpN(r )m 	 )(0dt0 	 eC 
where K K	2Kz n 
e 1 mV 
S[t, ZCgt)J [-N' (t) + N (t) - 2d//RPN(T )ri(t)N"(t)] sin 2p(t) 
+ £[2,RpN(T )m(t)N"(t) - ZN"(t)N"(t)] cos 2cp(t) 
In atriving at (11), we have made the practical assumption that 
the data rate 	9 l1T is large relative to the equivalent loop, 
bandwidth W and thus m (t) cantbe replaced by its mean­
squared value, i. e., 
(t W Sm(f)G(jZrf)l df (12) 
with SI(f) denoting the power spectral density of the data modulation 
m(t). 
4. 1. 2 Steady-State Tracking Performance 
Using Fokker-Planck techniques, the steady-state probability 
density function (p. d. f. ) p(Z) of the modulo ZTr reduced phase 
error 24 can be determined from (10). Assuming a loop filter 
of the form 
-31-	 , nllt
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F~)=l+srz 1 
F(S) F T (13) 
then, (Ref. 1, Chap. 2 and Ref. 2, Chaps. 9, 10) 
p(24) = C0 exp(P?2+acos Z)4 exp(-P2x - acos2x)dx (14) 
2+ 
where C0 is a normalization constant and 
r1-F (15) 
2 
=2W__ 	 -IPN(em (t) K(1-F 1 ) sn4 sn2(1)2 L 0- P e 
with 
2 2 
r second order loop damping parameter = SR2 ('r )t (t)KF1 T 
e1
~PN4CZ 
= loop damping 
p' = effective signal-to-noise ratio in the loop bandwidth = (P/ 4 )dL 
p = 	 equivalent signal-to-noise ratio in the loop bandwidth of 
second-order PLL = 2SRN (T )/No WPN e 01L 
aG 	= sin 24" (sin Z)? 
A4SNO(nt2 (M)2 R N()(
= loop squaring loss A= 0 	 e_ 
NNsq = 2I. R-v ( ')d'r 	 (16) 
and 
() v2 (t,2)v 2 (tf-rZ4) =4[S R N(T)R -()RN,,( ) +R ,,(T)i (17) 
c* e 
In arriving at (17) we have made use of the previous assumption that 
the arm filters are narrowband relative to the input bandpass (IF) 
filter. The probability density function in (14) will be useful in 
what follows. 
-32-	 cLi~1n 
The squaring loss _1L can be derived in terms of basic system 
parameters. Using (16) and (17) and,the definition of aL it is easy 
to derive the square loss formula 
9 = D (18) 
K +K i D L ZR'D 
S 
where we have used D = mZ(t) to denote the modulation distortion 
=factor, R SRpN( ) TsIN 0 is the effective data (symbol) signal-to­
noise ratio, B., denotes the two-sided noise bandwidth of the arm 
filter G(jZTf), i.e., 
B. _ f IG(j2nf)j2 df (19)1 
KL is a constant dependent only on the filter type and KD is a 
constant dependent on both the baseband data power spectrum and 
the filter type. Typical values of KL for well-known filter types 
may be found in Table Z-1 of Ref. 1, Chap. 2. For example, 
KL = 1 for an ideal low-pass filter while KL = (Zn-l)/Zn for-an 
n-pole Butterworth filter. Since the modulation distortion factor 
Dm and the constant KD respectively depend on the baseband data 
power spectrum Sm(f), the format of the baseband data encoding 
must be specified before these quantities can be computed. The 
case of interest here is when the modulation m(t) is a Manchester 
coding of equiprobable, independent transmitted symbols. The 
power spectral density Sm(f ) for such a data modulation is, Ref. 1, 
Chap. 2, 
Sm(f) sin4 (fTs /2)m (20) 
Ts (f T /)2 
Recalling that an n-pole Butterworth filter is characterized by the 
transfer function 
cLn31in 
JG(jZ' fl) Zn- ( 
1 + (f/fc)2( 
where fc, the 3 dB bandwidth, is related to the twb-sided noise 
bandwidth B. of the filter by 
nB. 
= I. siT,(Zo -T s " n (22) 
then, the modulation distortion factor D and constants KL and KD 
can be computed by numerical integration as functions of the ratio 
Bi/),. Using these results, Fig. 4. 1. 2-1 illustrates the square 
loss _L vs BJi/s with R d as a parameter for a one and two-pole 
Butterworth filter. We observe that for a fixed Rd there exists 
an optimum noise bandwidth B. for the arm filters in the sense of 
minimizing the squaring loss. These values of optimum arm filter 
bandwidth occur in the vicinity of the Nyquist bandwidth; in particular, 
for n = 2 the optimum arm filter bandwidth is approximately one and 
one-half times the data rate. The modulation distortion factor for 
this bandwidth is approximately 1. 3 dB. 
The minimum square loss achievable with two-pole Butterworth 
arm filters is illustrated in Fig. 4.1.2-2. At C/N = 48.3 dB-Hz0 
and 53.3 dB-Hz the direct attack on C/N 0 is 8.5 dB and 4.8 dB 
respectively., Figure 4. 1.2-3 illustrates the rms Zp jitter in a 
Costas loop versus C/N 0 . Notice that C/N 0 = 48.7 dB-Hz the 
rms jitter is approximately 28 degrees when B L = 500 Hz. In 
the hardware simulation a bandwidth of 500 Hz is used at the 
chosen system design point of C/N 0 = 51.3 dB-Hz. Please note 
that the PNSS design point is 48.3 dB-Hz. Figure 4.1.2-4 
illustrates a plot of the Costas loop cycle slipping rate vs C/N 0 
At C/N 0 = 48.7 dB-Hz the number of cycle slips per minute is 
approximately six. Other values can be taken directly from 
this figure. 
Figure 4. 1.2-5 illustrates the bit error probability noisy 
c-kn4jti
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reference loss degradations as a function of the energy per symbol 
to noise ratio R with the ratio of the data rate )? to loop bandwidth 
s S 
BL as a design parameter. For the hardware simulation 6 = /B 
is 432 so that the noisy reference loss is a few tenths of a dB at 
R = -3 dB. 
s 
4. 2 Carrier Acquisition and Sweep Circuit Design 
After the PN 'r-dither loop locks it is then possible for the 
Costas loop-to lock. Owing to the fact that the maximum Doppler 
is many times the Costas loop acquisition bandwidth it is necessary 
to provide the Costas loop with some form of an acquisition aid. 
There are several practical methods for deriving a control voltage 
proportional to the frequency error so as to improve the frequency 
acquisition capability of the loop. These include: (1) an automatic 
frequency control (AFC) augmentation and an acquisition monitor 
circuit, (2) step the local VCO in predetermined step sizes across 
the frequency uncertainty band and monitor acquisition via the 
lock detection system at discrete points in time, (3) sweep the­
local VCO, at a predetermined rate, across the-uncertainty band 
-and continuously monitor acquisition via a lock detection system, 
(4) open loop search and monitor acquisition. These techniques are 
compared in Table 4-2. 1 
For the hardware simulation LINCOM has chosen technique 
three which incorporates sweeping the VCO and verifying lock 
by processing the I and Q channel outputs in and integrate and 
dump circuits; see the system block diagram illustrated in 
Figure 3-1. Furthermore, for the data rate of interest and the 
VCO offset required, the Costas will not false lock to a signal 
sideband when no data modulation is present. For the filters 
implemented group delay did not degrade acquisition performance. 
In the design of a sweep circuit for acquisition and a lock 
detection system, various search and loop performance para­
meters come into play. These are summarized in Table 4-2.2. 
-40­
TABLE 4.2-1., CARRIER SYNC ACQUISITION ALGORITHMS.
 
TECHNIQUE 
1. 	 OPTIMUM BASED UPON NONLINEAR 
FILTERING THEORY 
2. 	 SERIAL MAXIMUM LIKELIHOOD 
(FIXED-SAMPLE SIZE) WITH 
STEPPED OR SWEPT LOCAL VCO 
3. 	 SPR TEST COMBINED WITH 
STEPPED LOCAL VCO 
4. 	 SWEPT LOCAL VCO 
5. 	 OPEN LOOP SEARCH 
6. 	 USE IN AFC AUGMENTATION 
COMMENTS 
ESTIMATOR/CORRELATOR IS DIFFICULT 
TO IMPLEMENT 
EASY TO IMPLEMENT. MAY HAVE TENDENCY 
TO FALSE LOCK WHICH DEPENDS UPON 
DOPPLER AND DATA TRANSITION DENSITY 
DIFFICULT TO IMPLEMENT. 
RARELY USED IN CARRIER SYNC SYSTEMS. 
EASY TO IMPLEMENT; PERFORMANCE 
INFERIOR TO 2. FREQUENTLY USED IN 
PRACTICE, SAME FALSE LOCK COMMENT AS IN 2. 
EASY TO IMPLEMENT; HOWEVER, 2 dB 
PERFORMANCE PENALTY COMPARED TO CASE 2. 
AVOIDS FALSE LOCK MECHANISM; HOWEVER 
REDUCES TRACKING THRESHOLD AT LOW SNR. 
Coinm 
TABLE 4-2.2 
 SEARCH AND LOOP PERFORMANCE PARAMETERS. 
C0 = Zrr6f - DOPPLER UNCERTAINTY 
- DOPPLER RATE 
* - TIME TO SEARCH FREQUENCY UNCERTAINTY BAND ONCEa 
B L - LOOP.BANDWIDTH 
S r - T - SEARCH RATE 
a 
T - SYNC PULSE DURATIONS 
A - SYNC PULSE AMPLITUDE 
- SYNC FALSE ALARM PROBABILITY 
- PROBABILITY OF FALSE SYNC DISMISSAL 
Th - THRESHOLD VALUES 
p - LOOP SNR 
£n Om 
Major considerations which must be taken into account in the design 
include: (1) a statistical characterization of the sync pulse generated 
in the in-phase arm of the Costas loop when it locks, (2) gain and 
phase imbalances in the Costas arm filters, (3) the "beat note" 
prematurely stopping the sweep because the threshold is too low, 
(4) signal distortion generated in the Costas arm filters, (5) AGC
 
fluctuations which modulate the loop bandwidth, (6) threshold
 
strategy before and after lock,(7) dc offsets in the phase detectors, 
(8) imbalances and nonlinearities in the in-phase and quadrature 
phase detectors. Figure 4-2. 1 serves to illustrate the sweep
 
waveform parameters which must be specified for any design.
 
4.3 	Acquisition Time, Sweep Rate and the. Cumulative Probability
 
of Acquisition
 
The optimum sweep rate, R , which gives a ninety percent
 
probability of acquisition is illustrated in Fig. 4.3-1. For
 
comparison purposes, the stepping rates as found from Frazier
 
and Page are also plotted. Notice at low values of C/N 0 , the theory 
indicated that a slightly slower sweep rate is desired when compared 
with Frazier and Page. At higher values of C/N0, the theory indi­
cates thai one should swe6p faster than the Frazier-Page (FP) 
result indicates. This is understandable when one considers the 
fact 	that the FP results were based upon the fact that the loop is 
required to track its own sweep. The theoretical results are 
derived for the condition that the loop sweep is stopped once an 
indication of lock is established. Table 4.3-1 summarizes the 
sweep rates, both theoretical and as determined by the Frazier-
Page empirical results. In the table T is the time required to 
achieve a 90% probability of acquisition, T is the averageacq
 
acquisition time, and the time constant of the integrate and dump
 
circuit which drives the lock detector threshold is T . Figure
s 
4-3.2 illustrates the cumulative probability of acquisition versus
 
time for three different design point C/N values. In addition,
 
an 	 i 
FIGURE 4.2-1. SWEEP WAVEFORM. 
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c£inCon 
the 	mean and standard deviation of the acquisition time is also 
given in Fig. 4.3-2. The figure summarizes the sweep rate, 
average acquisition time, variance of the acquisition and integrator 
time 	constant rs for a given doppler of ±55 kHz and a loop bandwidth 
of 500 Hz. Notice that for C/IN0 = 52.3 dB-Hz the probability that 
the 	carrier loop will acquire in less than 4 seconds is 0. 9. Table 
4.3-2 summarizes the variations in the probability of missed sync 
detection P and false alarm a about the carrier recovery subsystem 
design point C/N 0 of 51.3 dB-Hz with a sweep rate of 80 kHz/sec. 
As observed from this table both probabilities are rather sensitivity 
to variations in C/N 0 about the-design point value. 
4.4 	Lock Detection Subsystem Design
 
The problem of lock detection is of key concern because of
 
the important role it plays in carrier acquisition and tracking 
system performance. Even though the Costas loop is capable of 
locking one must be able to identify this state in order to kill the 
sweep and reduce the offending loop stress. As is the case in any 
detection problem, there are various ways in which a lock detection 
system can be designed; however, of primary concern is the fact 
that 	the system should not greatly effect the overall acquisition 
time. Lock detection in a Costas loop can be accomplished by 
processing the difference of the squares, see Fig. 4.4-1, of the 
in-phase and quadrature arms to generate a signal proportional 
to cos Zp where cp is the loop phase error. Alternatively, lock 
detection can be accomplished by processing the difference of 
the absolute values obtained from the in-phase and quadrature 
channels. The squaring circuit approach is preferable when the 
phase detector dc offsets are small, when the AGOC gain variations 
are 	negligible, the Costas arm gain imbalance is negligible, and 
the arm squaring circuit imbalance is small. However, when 
these effects are considered large the absolute value approach 
- 47-n iiiP 
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TABLE 4.3-1. SWEEP RATES, ACQUISITION TIME AND INTEGRATOR 
TIME CONSTANT SUMMARY 
C/No, dB-Hz R r (kHz) R (kHz) T 9 0 (sec) Tacq(sec) rs (ms) 
Theoretical Frazier-
Page 
48.3 25 44 8.8 5.4 13 
49.3 42 58 5.2 3.2 7.6 
50.3 56 75 3.9 2.4 5.7 
51.3 76 86 2.9 1.8 4.2 
52.3 9z 95 2.4 1.5 3.5 
53.3 110 102 1 1.2 2.9 
-48-
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TABLE 4.3-2. 	 VARIATIONS IN SYNCHRONIZATION PROBABILITIES 
ABOUT THE DESIGN POINT C/N 0 = 51.3 dB-Hz. 
C/N dB-Hz 
47.3 	 0.189 0.436 
48.3 	 0.165 0.363
 
49.3 	 0.142 0.242 
51.3 	 0.100 0.119
 
53.3 	 0.066 0.065
 
55.3 	 0.043 0.037 
-49-cLntfn
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is preferable. For low SNRs, it appears that an optimum design 
would incorporate balanced squaring circuits and minimize other 
effects by careful hardware design. This approach which also 
allows for the sharing of common hardware with the AGC sub­
system has been chosen for hardware simulation, see Fig. 4.4-1. 
In addition, in order to minimize acquisition time, the Costas 
loop cannot track its own sweep. Thus, prior to the loop locking, 
a 20 beat note appears at the output of the difference channel, 
see Fig. 4.4-1. At some point in the sweep this beat note goes 
away and a sync pulse of duration 1s is generated at the output 
of the difference channel. The duration of the pulse is controlled 
by the sweep rate and if the -sweep is not killed the loop may, 
depending upon the sweep rate, break lock and start beat{ng 
the sweep continues. In addition, the amplitude of the sync 
pulse is affected by the additive noise and loop jitter. An 
important point to note; however, 'is that the signal-to-noise 
ratio in the sync pulse can be increased by slowing the sweep 
with a subsequent increase in rs . Thus the sweep rate R is 
r 
set by the probability of false alarm and probability of sync 
detection. Moreover, the optimum detection of a pulse in 
white Gaussian noise requires a matched filter or correlation 
operation. Therefore, the hardware simulation utilizes an 
integrate and dump circuit to process the sync pulse generated 
when the loop locks. The output of the integrate and dump 
circuit is compared to a threshold. This decision is used in 
the search controller to supervise the sweep circuit during 
acquisition and tracking. 
Fig. 4.4-2 serves to illustrate statistics which form the basis 
of the decision to stop or continue the sweep. The probability 
density p,(x) represents the distribution of the voltages seen at 
the output of the integrate and dump circuit as the beat note 
-. 51-nt~n
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begins to disappear (low SNR assumed). In the parlance of detection 
theory it is useful in setting the threshold Vth for a preset false 
alarm probability. The variance a of the random variable x 
associated with p, (x) is larger than ht of x when the loop is 
locked. This is due to the fact that the beat note adds noise into 
the integrate and dump output when the loop is near the lock 
state (low SNR assumed). The probability of missed sync 
detection 5 is then set by mean, f, and the variance a8 associated 
with 	the integrate and dump voltages after the loop locks. The 
state of affairs between the various detection system parameters 
is illustrated in Fig. 4.4-2 for C/N 0 = 51.3 dB-Hz. For a sync 
pulse of duration 2 msec the noise bandwidth of the integrate and 
dump circuit is B = 250 Hz. Table 4.4-1 summarizes the 
optimum values for the integrate and dump time 'r, or equivalently, 
Bffor various C/N 0 . 
The detailed algorithms used to verify sync and monitor 
tracking are discussed in Volume II. 
Fig. 4.4-3 illustrates a plot of the SNR present at the input 
to the AGO loop filter versus signal energy per bit to noise ratio 
Eb/NO. Note the sensitivity of the SNR as a function of Costas 
arm filter gain imbalance. 
4.5 	Costas AGO Subsystem Design 
Various approaches can be used to provide gain control for 
setting the Costas loop design point operating conditions. These 
include: 
1. 	 Coherent AGC 
2. 	 Coherent AGO Incorporating a Bandpass Limiter (BPL) 
3. 	 Noncoherent During Acquisition, AGO Switched to Coherent 
Alter ,Acquisition 
4. 	 Noncoherent AGO 
Coherent AGO cannot be provided until the loop is locked. 
This is too late,, therefore this approach is only useful after the loop 
-5-n f.m 
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TABLE 4.4-1. 	 LOCK DETECTION INTEGRATE AND DUMP TIMES 
FOR VARIOUS VALUES OF C/N 0 
C/N0, dB-Hz 	 Ts, msec Bf, Hz 
48.3 5 	 50
 
50.3 	 3 167
 
51.3 	 2 250
 
54.3 	 1.5 350
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locks. Approach two, which uses a bandpa'ss limiter is suitable.; 
however, the presence of a BPL prior to phase detection degrades 
system performance by 2 dB when the signal-to-noise ratio is 
low and BPSK modulation is present. Approach three, is also 
suitable; however, this is more complicated to implement than 
any of the other three approaches and one must contend with a 
switching transient when the AGO is switched. Approach three is 
attractive from the viewpoint that a coherent AGC can establish 
a "tighter" control on the loop damping and loop bandwidth during 
tracking. When hardware degradations are accounted for this 
technique may be preferable. For the hardware simulation, the 
noncoherent AGC technique has been chosen for carrier acquisition 
as well as tracking. This is because it provides adequate perform­
ance when implementation imperfections (dc offsets, arm gain 
imbalance) are not considered. 
Noncoherent AGC can be provided by filtering the sum of the 
squares of the in-phase and quadrature signals appearing at the 
output of the Costas arm filters, see Fig. 3-1. The time constant 
chosen for GINO = 51.3 dB-Hz is approximately 20 msec; however, 
anything larger is probably adequate and must be determined at the 
systems level after, the system operating scenario is established. 
Fig. 4.5-1 functionally illustrates the AGO techniques and 
summarizes implementation imperfections which must be considered 
in a hardware design. 
5. 0 PN Sync Subsystem (PNSS) Design and Analysis 
This section of the report discusses various candidate tech­
niques for acquisition and tracking of a pseudonoise code (PN) 
in a spread spectrum receiver at low signal-to-noise ratios and 
large code doppler. The technique chosen for the hardware 
simulation incorporates a wideband noncoherent square law 
integrate and dump detector for code acquisition and an algorithm 
-56- c 
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FIGURE 4.5-1. COSTAS NONCOHERENT AGC TECHNIQUE. 
in 0Mi 
for controlling and supervising the PNSS during all phases of oper­
ation. In the tracking mode a T-dither loop is selected with two 
bandwidths; one for code sync acquisition and another for tracking. 
The design point C/NO = 51.3 dB-Hz, and a code doppler of 300 
chips/sec is assumed present on a PN code clocked at 11.232 MHz/sec. 
5. 1 	 PNSS Functional Requirements 
Figure 5. 1-1 illustrates a functional diagram of the PNSS. 
Major functions which this system must perform include: 
(1) 	 Despreading the Received Signal 
(2) 	 Maintain Code Alignment Between the Received and Local 
Code 
(3) 	 Perform Acquisition, In Lock Detection and the Sync 
Monitoring Process 
In the design of the despreader various considerations play key 
roles. These include (1) the effects of the RF filter, e.g., the 
generation of code intersymbol interference and the group delay 
through the filter, (2) selection of an optimum code sync acquisition 
algorithm and a sync monitoring algorithm, (3) design of the code 
tracking loop and (4) the interactions with the carrier sync system 
(CSS) and thesymbol sync system (SSS). 
5. Z 	PN Code Acquisition 
Despreading the received Manchester encoded BPSK signal 
is a problem because of the tow signal-to-noise ratios and high 
code doppler. The situation is illustrated in Fig. 5.2-1 where it 
is shown that the presence of the signal plus noise gives rise to a 
signal level that is hard to distinguish from the case where-noise 
along is present. 
The acquisition process includes estimation of the noise level, 
subtracting the noise estimate from a filtered and integrate sample 
of the observed signal, and from this make a determination of the 
presence or absence of a signal for the particular -code phase ­
chosen. More specifically Fig. 5.2-2 illustrates and summarizes 
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alternate approaches (coherent vs noncoherent) which can be 
considered as candidate techniques for generating decisions that 
can be used to govern the acquisition process. Since the code must 
be acquired in the presence of data with an unknown clock epoch, a 
noncoherent cross correlation process followed by envelope 
detection (ED) is optimum. Figure 5.2-3 summarizes the design 
considerations and design parameters of concern in the implementation 
of the noncoherent correlation process. The selected design parameters 
will set the performance of the PN sync system once a particular 
code acquisition algorithm is chosen. 
5.3 Code Acquisition Algorithms 
Various search algorithms were investigated during the contract 
period. These included: (1) maximum likelihood (parallel sekrch), 
(2) serial maximum likelihood (serial search); (3) sequential 
probability ratio tests, (4) parallel acquisition due to Hopkins 
(Ref. 15). A maximum likelihoodparallel search requires too much 
hardware and a true sequential probability ratio test is difficult to 
implement; however, the algorithm suggested by Hopkins (Ref. 15) 
appears to -be implementable and performs much like a serial 
maximum likelihood test. In addition, Hopkins correctly suggests 
that the code tracking loop be operating in parallel during each 
particular code phase test. When the code phase is rejected 
Hopkins (Ref. 15) suggests discharging the loop filter. For the 
hardware simulation, the Hopkins approach has been selected 
because it gives near optimum performance. In the next section, 
the acquisition time hold-in time tradeoffs are made. 
5.3. 1 PN Acquisition Algorithm Comparisons 
During the contract period the performance of various algorithms 
which incorporate the Hopkins approach (Ref. 15) were investigated. 
The study included algorithms which employ the reset counter 
concept, and those which employ an up-down counter concept. 
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Figure 5.3.1-1 serves to illustrate the two counter schemes 
just mentioned. Notice the two modes, search and lock, and that 
each mode has n and m states respectively. The choice of n and 
m are determined by such considerations as average acquisition 
time, mean hold-in time, and the duration of signal drop-outs. 
In order to make the necessary tradeoffs for final selection of 
an algorithm and its associated parameters, various reset and up­
down counter/threshold arrangements and code integration times 
were studied using a digital computer. Certain results from this 
tradeoff study are summarized in Figs. 5.3.1-2, 5.3. 1-3 and 
5.3.1-4. Here T I represents the post correlation integration 
time. In addition, Af represents the code doppler rate in chips 
(bits)/sec and serves to set the probability of false alarm which 
determines the threshold for each state. As noted best perform­
ance is achieved by setting the threshold high and then lowering it 
as the degree of confidence of the lock state increases. Figures 
5.3.1-5 and 5.3.1-6 illustrate comparisons of the mean -hold-in 
time for various up-down and reset counter arrangements. In 
all cases, the mean hold in time exceeded one hour for C/N 0 
greater than approximately 48 dB-Hz. Figure 5.3.1-7 represents 
the probability density function of code acquisition time for 
C/NO = 48.3 dB -Hz. This curve was produced by Dr. Phillip 
Hopkins and Jim Benelli of Lockheed. 
A summary comparison of the various algorithms is given 
ih Table 5.3. 1-1 for two different SNRs. The algorithm chosen 
for the hardware simulation is a reset counter arrangement 
which possesses three search states and twenty lock states. 
The detailed performance of the chosen algorithm for the 
hardware simulation is illustrated in Fig. 5.3.1-8. Twenty 
lock states is required in order to give the desired "fly-wheel" 
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TABLE 5.3. 1-LALGORITHM COMPARISONS 
Acq. Time - Zero Doppler"Type Search Lock Integration Time Worst Case Acq. Time* 
States States Search Lock C/N0=48.3dBHz C/N 0=51.3dBHz C/N0=48.3dBHz C/N0=51.3dBHz 
U/D 3 3 .91 ms 4(.91)ms 205 sec 20.5 sec 80 sec 7.6 sec 
U/D 3 3 .73; 4(.73) 5(.73) 90 sec 10.5 sec 39 sec 4.5 sec 
U/D 3 3 .73;6(.73) 6(.73) 83 sec 10.5 sec 40 sec 4.5 sec 
RS. 3 3 .73;5(. 73) 5(.73) 132 sec 1Z sec 66 sec 5.9 sec 
R.S. 3 20 .91;4(.91) 4(.91) 105 sec 17 sec 35 sec 5.7 sec 
DOPPLER - 300 Chips/Sec 
*LOSSES ?.5 dB + 0.4 dB + 1.4 dB = 4.3 dB 
CHIP OFF RF FILTER CORRELATION 
HOLD IN TIME GREATER THAN ONE HOUR 
CHOICE- SELECT RESET COUNTER WITH 3 SEARCH AND Z0 LOCK STATES 
FOR HARDWARE SIMULATION 
0 iC oiC1ll
 
cin 0nt 
action during signal dropouts. Finally, Figure 5.3. 1-9 illustrates 
the sensitivity of system performance due to threshold variations 
of 0. 1, 0.5, 1 and 1. 5% respectively. Figure 5.3.1-10 illustrates 
the sensitivity of an alternate PN sync acquisition algorithm which 
was studied during the contract period. 
5.4 PN Code Tracking Loop Design and Tradeoffs 
PN code tracking can be accomplished by one of two well known 
techniques. These two techniques, which were investigated during 
the contract period, include the delay-locked loop (DLL) and a 
time-shared or r-dither loop. Since it is presumed that the data 
is present during initial lock up an envelope correlating type DLL 
is required. On the other hand, a linear correlator requires 
feedback from the data detector, which implies bit synchronization, 
and neither of these requirements appear to be feasible from an 
implementation point of view. Therefore, the envelope correlating 
DLL will be compared with the time-shared delay locked loop. 
It is well known (Ref. 16) that the delay-locked loop gives a 
superior jitter performance (3 dB) when compared to the time­
shared DLL; however, the delay-locked loop requires two-parallel 
RF channels of signal processing. Mismatches in these channels 
rapidly degrades performance at low signal-to-noise ratios and 
most practical implementations prefer an approach which time 
shares a common channel. For the hardware simulation the 
time-shared DLL has been chosen. 
A functional diagram of the time-shared DLL is illustrated 
in Fig. 5.4-1. The bandwidth of the BPF has been chosen so as 
to maximize the probability of detection, see Fig. 5.4-1. In Fig. 
5.4-2 the pull in transients of the loop are shown. The acquisition 
bandwidth is chosen on the basis of loop 'jitter performance 
combined with the fact that the loop will not acquire ,the code 
doppler when' the codes are misaligned by ±1. 5 chips. 
For C/N 0 = 48.3 dB -Hz, and acquisition bandwidth 
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of 200 Hz represents an optimum compromise between loop jitter 
and its ability to acquire the 300 chips/sec of code doppler. Since 
the PNSS gives limiting performance due to noncoherent detection, 
the design point was chosen to be 3 dB lower than in the carrier 
recovery loop. 
The normalized loop jitter a/A versus C/N 0 is plotted in Fig. 
5.4-3 for various loop bandwidths. From these curves acquisition 
and tracking loop bandwidths of 200 and 10 Hz have been selected. 
The performance of a one-delta time shared loop is given in Fig. 
5.4-4 for these two bandwidths. In addition, for comparison 
purposes the performance of a 200 Hz enveloping correlating DLL 
is illustrated. Finally, Table 5.4-1 summarizes the acquisition 
and tracking mode jitter performance along with the acquisition 
time for two signal-to-noise conditions. 
6.0 	Effect of the RF/IF Filtering on the Correlation and Error 
Signals in the PNSS 
The effectiveness of the frequency spreading will be limited 
by the frequency response of the end-to-end channel through 
which the wide-band signal must pass. The frequency response 
of the channel will be imperfect for several reasons. First of 
all, the TDRS will produce filtering and reprocessing of the signal. 
The RF and IF filters will also limit the bandwidth of the signal 
as their filter skirts must fall sufficiently fast to suppress out 
of band interference and meet the desired specification. 
Figure 6-1 serves' to model the problem under consideration. 
The PN signal is first filtered and then cross correlated with the 
local reference created in the receiver. The filtered cross­
correlation function RXY(r) can be studied as a function of the 
RF filter characteristics; it is this function that is used to 
create the error signal for the r-dither loop. As shown earlier, 
(Section 4. 0) this function also degrades the carrier recovery 
loop, the data channel and the AGC. Computer programs were. 
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TABLE 5.4-1. TIME-SHARED DLL PERFORMANCE. 
Mode 
Acq. 
Track 
BL-Hz 
zoo 
335 
10 
10 
C/N 0 , dB-Hz 
48.3 
51.3 
48.3 
51.3 
Jitter-Chips 
.33 
.zi 
.07 
.045 
Peak Doppler (Chips) 
.40 (.Z6) 
.30 (.Z2) 
NA 
NA 
Loop Pull in 
15 msec 
1Z msec 
NA 
Time 
00N 
DOPPLER = 300 Chips/Sec 
LOSSES .4 dB t 
RF FILTER 
+ 1.4 dBt 
CORRELATION 
FILTER 
='.1.8 dB 
FIGURE 6-. R-FILTEP CORRELATION EFFECTS IN DATA CHANNEL. 
CARRIER 
RFFLTER_ 
_1 
Rx 
DELAY PN(t+,r) REFERENCE SIGNAL 
IA 
l 
L.O. 
(4inCom
 
written so as to provide a means of evaluating the effects of the 
RF/IF filtering.on the correlation error signals. Volume II 
provides information and plots of the correlation function RXY(r). 
Figure 6-2 serves to illustrate the effect of cubic phase distortion 
on the phase-detector characteristic of a delay-locked loop. There 
are four attributes caused by the filtering of PN4 chips. First 
there is a reduction in peak correlation or equivalently a 
reduction in the energy available for lockup of the time-shared 
delay-locked loop. Second, there is partial correlation outside 
the desired region, which, at high signal-to-noise ratios will 
degrade loop lock up, i.e., the Tchebycheff filter causes cross­
overs of the zero axis in such a manner to give undesirable stable 
lock point. Fourth, the desired stable lock point has been shifted. 
This causes a delay which must be accounted for in the system 
used for ranging. 
7.0 Transponder Parameter Summary 
Receiver Front-End 
Center Frequency 2.0 GHz 
RF Filter; Selectable Butterworth or 
Tchebycheff 4 poles 
RF Filter Bandwidth 22 MHz, 1 dB ripple 
factor 
First LO Frequency 1.6 GHz 
First IF Frequency 400 MHz 
Second LO Frequency 320 MHz 
Second IF 80 MHz 
RF AGC Loop Filter RC Single Pole 
RFAGC Time Constant 20 msec 
First IF Filter Combined with RF Filter 
Second IF Filter 2 Pole 
Second IF Filter Bandwidth 864 kHz 
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Local PN Reference 
Chip Rate (chips/sec) 
Code Length 

Modulation 

RF Filter Correlation Loss 
PN Code Acquisition 
Dwell Time 
Search States 
Lock States 
PN Acquisition Time (48.3 dB-Hz) 
Code Doppler 
Code Doppler Rate 
PN Loop Acquisition Bandwidth 
(48.3 dB-Hz) 
Time Error (48.3 dB-Hz) 

PN Post Correlation Filter Bandwidth 

PN Code Tracking 
PN Post-Correlation Bandwidth 
Loop Bandwidth (48.3 dB-Hz) 
Tracking Loop Jitter (48.3 dB -Hz) 
Dwell Time 
Costas Loop 
Arm Filter Bandwidth 
Acquisition Loop Bandwidth (51.3 dB-Hz) 
Sweep Rate 
Max Doppler 
Acquisition Time at 90% Probability 
(51.3 dB-Hz) 

Average Acquisition Time (51.3 dB-Hz) 

Standard Deviation Acquisition Time
 
(51.3 dB-Hz) 
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11.Z32 MHz 
2047 Chips 
BPSK 
0.4 dB 
.91 mnsec 
4 
Z0 
100 sec 
±300 chips/sec 
±.4 chip/sec 2 
200 Hz 
:. 33 chip 
550 kHz 
550 kHz 
12. 5 Hz 
0. 1 chips 
3.64 msec 
324 kHz 
500 kHz 
40 kHz 
±55 kHz 
3 sec 
1. 8 sec 
1.3 sec 
tinCom
 
Lock Indicator 
Integrate and Dump Time Acquisition 
I and D Time Tracking 
2 msec 
8 msec 
Costas Noncoherent 
Loop Filter 
Time Con'stant 
AGC 
RC Single Pole 
2. 0 msec 
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